

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau



28 JAN 2005

(43) International Publication Date
5 February 2004 (05.02.2004)

PCT

(10) International Publication Number
WO 2004/012218 A1

(51) International Patent Classification⁷: **H01J 1/30**, 9/02

Engineering, POSTECH, San 31, Hyoja-dong, Nam-gu, Pohang-shi, Kyungsangbuk-do 790-784 (KR).

(21) International Application Number:

PCT/KR2003/001526

(74) Agent: JANG, Seong Ku; 17th Fl., KEC Building, 275-7 Yangjae-dong, Seocho-ku, Seoul 137-130 (KR).

(22) International Filing Date: 30 July 2003 (30.07.2003)

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(25) Filing Language:

English

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(26) Publication Language:

English

(30) Priority Data:

10-2002-0044921

30 July 2002 (30.07.2002)

KR

10-2002-0058158

25 September 2002 (25.09.2002)

KR


(71) Applicant (for all designated States except US): **POSTECH FOUNDATION [KR/KR]**; San 31, Hyoja-dong, Nam-gu, Pohang-shi, Kyungsangbuk-do 790-784 (KR).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ELECTRIC FIELD EMISSION DEVICE HAVING A TRIODE STRUCTURE FABRICATED BY USING AN ANODIC OXIDATION PROCESS AND METHOD FOR FABRICATING SAME



for the device.

(57) Abstract: An electric field emission device having a triode structure is fabricated by using an anodic oxidation process. The device includes a supporting substrate, a bottom electrode layer to be used as an cathode electrode of the device, a gate insulating layer having a plurality of first sub-micro holes, a gate electrode layer having a plurality of second sub-micro holes connecting to the first sub-micro holes, an anode insulating layer having a plurality of third sub-micro holes connecting to the second sub-micro holes, a top electrode layer for hermetically sealing the device, the top electrode layer being used as an anode of the device and a plurality of emitters formed in the first sub-micro holes. The emitters are formed so as to come into as close contact as possible to the electrodes of the device, which results in decreasing a driving voltage

ELECTRIC FIELD EMISSION DEVICE HAVING A TRIODE STRUCTURE
FABRICATED BY USING AN ANODIC OXIDATION PROCESS AND
METHOD FOR FABRICATING SAME

5 Technical Field

The present invention relates to an electric field emission device and a method for fabricating same; and, more particularly, to an electric field emission device having a 10 triode structure fabricated by using an anodic oxidation process and a method for fabricating same.

Background Art

15 In general, an electric field emission device means a device where electrons are emitted from a surface of metal or semiconductor in a vacuum in accordance with tunneling effect caused by applying electronic field having high intensity to the surface. Such an electric field emission 20 device may be utilized as a high-speed switching device, a microwave generator, an amplifier or a display device. In the device, the emitted electrons can induce high power at a high frequency in a vacuum with low energy loss. Further, the device has several advantages that it has a shorter 25 response time than a conventional solid-state device and may be integrated on a single silicon chip.

Fig. 1 illustrates a cross-sectional view of a conventional "Spindt" type electric field emission device having a triode structure fabricated by using an electron 30 beam photolithographic process.

Referring to Fig. 1, the electric field emission device is fabricated as follows. That is, on a glass or a silicon substrate 100, a cathode layer 102, a resistive layer 104, an insulating layer 106 and a gate electrode 35 layer 108 are formed sequentially. And then, photosensitive

film patterns, each having a diameter of micrometer, are formed on the gate electrode 108 by using a photolithographic process. Thereafter, the insulating layer 106 is etched by using a reactive ion etching technique such 5 that a surface of the resistive layer 104 is exposed. Subsequently, a metal electric field emission tip 110 containing material such as Mo, W and Cr is vertically deposited on the resistive layer 104 to have a conical shape by using an electron beam evaporation technique.

10 As mentioned above, the Spindt type electric field emission device has advantages that it has a shorter response time than a conventional solid-state device and may be integrated on a single silicon chip. However, it is difficult to arrange a plurality of micro holes at regular 15 intervals on the electric field emission device as shown in Fig. 1, particularly when an area of the surface of the device is large. Further, since a distance between an electric field emission tip and an anode electrode is several hundreds micrometers, the electric field emission 20 device as shown in Fig. 1 has a disadvantage that it requires a high driving voltage. Furthermore, there may be needed an additional process to form micro holes, each having a sub-micrometer diameter, on the surface of the gate electrode layer 108.

25

Disclosure of the Invention

It is, therefore, an object of the present invention to provide an electric field emission device having a triode 30 structure wherein an array of gate holes, each having a sub-micrometer diameter, are formed thereon by using an anodic oxidation process, to thereby facilitate an arrangement of the gate holes at regular intervals even on a large area, and emitter tips are formed to get a close contact to 35 electrodes, to thereby decrease a driving voltage for the

device.

In accordance with one aspect of the present invention, there is provided an electric field emission device having a triode structure fabricated by using an anodic oxidation process, comprising: a supporting substrate; a bottom electrode layer formed on the supporting substrate, which is used as an cathode electrode of the device; a gate insulating layer formed on the bottom electrode layer, having a plurality of first sub-micro holes to be used as 5 gate holes of the device; a gate electrode layer formed on the gate insulating layer, having a plurality of second sub-micro holes each connecting to a corresponding one of the first sub-micro holes; an alumina layer formed on the gate electrode layer, having a plurality of third sub-micro holes 10 each connecting to a corresponding one of the second sub-micro holes; a top electrode layer for hermetically sealing the device in a vacuum, which is formed on the alumina layer and used as an anode of the device; and a plurality of emitters for emitting electrons in a high electric field, 15 each of the emitters being formed in a corresponding one of the first sub-micro holes.

In accordance with another aspect of the present invention, there is provided an electric field emission device having a triode structure fabricated by using an anodic oxidation process, comprising: a supporting substrate; a bottom electrode layer formed on the supporting substrate, which is used as an cathode electrode of the device; a gate insulating layer formed on the bottom electrode layer, having a plurality of first sub-micro holes 25 to be used as gate holes of the device; a gate electrode layer formed on the gate insulating layer, the gate electrode layer having a plurality of second sub-micro holes each connecting to a corresponding one of the first sub-micro holes; an anode insulating layer formed on the gate electrode layer, having a plurality of third sub-micro holes 30 35

each connecting to a corresponding one of the second sub-micro holes; a top electrode layer for hermetically sealing the device in a vacuum, which is formed on the anode insulating layer and used as an anode of the device; and a plurality of emitters for emitting electrons in a high electric field, each of the emitters being formed in a corresponding one of the first sub-micro holes.

In accordance with still another aspect of the present invention, there is provided a method for fabricating an electric field emission device having a triode structure by using an anodic oxidation process, comprising the steps of: (a) forming a bottom electrode layer on a supporting substrate, the bottom electrode layer being used as an cathode electrode of the device; (b) forming sequentially a gate insulating layer, a gate electrode layer and an aluminum layer on the bottom electrode layer; (c) forming a plurality of first sub-micro holes in an alumina layer by performing an anodic oxidation process on the aluminum layer, thereby transforming the aluminum layer into the alumina layer; (d) etching a barrier layer of the alumina layer and the gate electrode layer, thereby a surface of the gate insulating layer being exposed through the first sub-micro holes; (e) forming a plurality of second sub-micro holes in the gate insulating layer, thereby each of the first sub-micro holes connecting to a corresponding one of the second sub-micro holes; (f) forming an emitter for emitting electron in a high electric field in each of the second sub-micro holes; and (g) forming a top electrode layer for hermetically sealing the device on the alumina layer in a vacuum, the top electrode layer being used as an anode of the device.

In accordance with still another aspect of the present invention, there is provided a method for fabricating an electric field emission device having a triode structure by using an anodic oxidation process, comprising the steps of:

(a) forming a bottom electrode layer on a supporting substrate, the bottom electrode layer being used as an cathode electrode of the device; (b) forming sequentially a gate insulating layer, a gate electrode layer, an anode insulating layer and an aluminum layer on the bottom electrode layer; (c) forming a plurality of first sub-micro holes in an alumina layer by performing an anodic oxidation process on the aluminum layer, thereby transforming the aluminum layer into the alumina layer; (d) etching an barrier layer of the alumina layer, the anode insulating layer and the gate electrode layer, thereby a surface of the gate insulating layer being exposed through the first sub-micro holes; (e) forming a plurality of second sub-micro holes in the gate insulating layer, thereby each of the first sub-micro holes connecting to a corresponding one of the second sub-micro holes; (f) removing the alumina layer; (g) forming an emitter for emitting electron in a high electric field in each of the second sub-micro holes; and (h) forming a top electrode layer for hermetically sealing the device on the anode insulating layer in a vacuum, the top electrode layer being used as an anode of the device.

Brief Description of Drawings

The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments, given in conjunction with the accompanying drawings, in which:

Fig. 1 illustrates a cross-sectional view of a conventional electric field emission device having a triode structure fabricated by using an electron beam photolithographic process;

Figs. 2A to 2F describe cross-sectional views of an electric field emission device having a triode structure fabricated by using an anodic oxidation process in

accordance with a first preferred embodiment of the present invention; and

5 Figs. 3A to 3F exhibit cross-sectional views of an electric field emission device having a triode structure fabricated by using an anodic oxidation process in accordance with a second preferred embodiment of the present invention.

Best Mode for Carrying Out the Invention

10

Figs. 2A to 2F present cross-sectional views of devices, each of which is fabricated in each step of a method for fabricating an electric field emission device having a triode structure by using an anodic oxidation 15 process in accordance with a first preferred embodiment of the present invention. In the following, the method in accordance with the first preferred embodiment of the present invention will be described in detail.

First, as shown in Fig. 2A, the bottom electrode layer 202 containing, e.g., W, Cr, Nb, Al, Ti or alloy thereof is 20 formed on the supporting substrate 200 containing non-conducting material such as glass, e.g., by using a sputtering method or an electron beam deposition method. Instead of the above-mentioned metal, the bottom electrode 25 layer 202 may contain conductive polymer substance, metallic oxide, metallic nitride or metallic sulfide. The thickness of the bottom electrode layer 202 is preferably about 2000 Å.

Thereafter, the resistive layer 204 and the gate insulating layer 206 are sequentially formed on the bottom electrode layer 202 by using the LPCVD method or a reactive 30 sputtering method. Herein, the resistive layer 204 and the gate insulating layer 206 may contain SiO₂ or metallic oxide. Further, the thickness of the resistive layer 204 preferably ranges about from 10 Å to several tens Å.

35 In the meantime, although the resistive layer 204 has

been described to be formed between the gate insulating layer 206 and the bottom electrode layer 202, the formation of the resistive layer 204 may be omitted.

Then, on the gate insulating layer 206, the gate electrode layer 208 containing one of Au, W, Nb, Cr, Al and Ti and the aluminum layer 210 are sequentially formed by using a sputtering method. Instead of the above-mentioned metal, the gate electrode layer 208 may contain conductive polymer material, metallic oxide, metallic nitride and metallic sulfide. The thickness of each of the gate insulating layer 206 and the aluminum layer 210 is preferably about 500 nm.

Next, as shown in Fig. 2B, the aluminum layer 210 is processed by using an anodic oxidation process to become an alumina layer 212 having sub-micro holes 213 therein. The anodic oxidation process is performed as follows. That is, a surface of the aluminum layer 210 is polished by using an electropolishing method. The aluminum layer 210 is then dipped in a solution of phosphoric acid, oxalic acid, chromic acid or sulfuric acid and a DC voltage ranging about from 10 V to 200 V is applied thereto, thereby forming the alumina layer 212 having the sub-micro holes 213 therein. In particular, it is preferable to apply a DC voltage of 25 V, 40 V or 195 V to the aluminum layer 210 in order to form the sub-micro holes in the form of a honeycomb.

Subsequently, as shown in Fig. 2C, the barrier layer 214 of the alumina layer 212 and the gate electrode layer 208 is dry-etched by using a reactive ion etching method in an atmosphere of a gas mixture of CF_4 and O_2 , such that a surface of the gate insulating layer 206 is exposed. Alternatively, the barrier layer 214 of alumina layer 212 and the gate electrode layer 208 may be etched by using ion milling or wet etching techniques.

Then, as illustrated in Fig. 2D, the gate insulating layer 206 is etched to have sub-micro holes therein

connecting to the corresponding holes of the alumina layer 212. In etching the gate insulating layer 206, there may be employed one of ion milling, dry etching, wet etching and anodic oxidation techniques. Each of thus formed sub-micro 5 holes preferably has a depth ranging about from 500 nm to 1 μ m.

Thereafter, as shown in Fig. 2E, emitters 218 are formed in the holes of the gate insulating layer 206. The emitters 218 may be formed by growing metal from bottoms of 10 the holes or by attaching metal to bottoms of the holes. In this case, the emitters 218 is preferably formed to come into as close contact as possible to the gate electrode layer 208, which results in decreasing a driving voltage for the electric field emission device of the present invention.

15 The growth of the metal in the holes is performed by applying DC or AC voltage (or current) or voltage (or current) pulse to the structure (e.g., the bottom electrode layer 202) shown in Fig. 2D in a solution of metal sulfate, metal nitrate or metal chloride. The height of the growing 20 metal depends on a time period of applying the voltage. Further, the process of growing the metal may be carried out after chemically activating surfaces of the bottoms of the holes. Herein, the metal used in forming the emitters 218 may contain, e.g., Au, Pt, Ni, Mo, W, Ta, Cr, Ti, Co, Cs, Ba, 25 Hf, Nb, Fe, Rb or alloy thereof.

On the other hand, the emitters 218 may be formed by using a carbon nano-structure such as a carbon nano-tube, a carbon nano-fiber, a carbon nano-particle and an amorphous carbon material. Particularly, it is preferable that the 30 carbon nano-tube is used as the emitters 218 since it has such desirable characteristics as high mechanical solidity, high chemical stability and high field enhancement factor.

In the first embodiment of the present invention, the carbon nano-tubes to be used as the emitters 218 may be 35 formed by decomposing thermally or in plazma a gas mixture

of hydrocarbon, carbon monoxide, hydrogen and so on at about 200-800°C.

Alternatively, the emitters 218 may be grown in the holes, e.g., by thiolizing a pre-synthesized carbon nano-
5 tube and applying thereto an Au-S chemical composition process. That is, the pre-synthesized carbon nano-tube is dipped into an acid solution and then into a solution containing a group including sulfur, such that a functional group containing sulfur (S) is attached to the carbon nano-
10 tube. Then, the sulfur (S) attached to the carbon nano-tube is coupled to gold formed on a surface of the bottoms of the holes.

The process of growing the carbon nano-tube may utilize the above-described metal growing process to form
15 catalytic metal on the surface of the bottoms of the holes. In this case, the catalytic metal is used to crack a hydrocarbon gas. Otherwise, the emitters may be formed by performing an electrodephoresis process on a pre-synthesized carbon nano-structure:

20 Although, in this embodiment, only one emitter 218 is formed in each of the holes of the gate insulating layer 206, more than one emitter 218 may be formed in each of the holes. Further, the emitters 218 may be composed by using semiconductor material such as GaN, TiO₂ and CdS.

25 Finally, as shown in Fig. 2F, a top electrode layer 220 is formed on the structure shown in Fig. 2E. The top electrode layer 220 is used as an anode of the electric field emission device and also hermetically seals the triode structure fabricated as shown in Fig. 2E.

30 The top electrode layer 220 may be formed by depositing metal in a vacuum by employing one of electron beam deposition, thermal deposition, sputtering, LPCVD (low pressure chemical vapor deposition), sol-gel composition, electroplating and electroless plating techniques. The
35 metal used in forming the top electrode layer 220 may be,

e.g., Ti, Nb, Mo or Ta, which is generally used as a getter. Otherwise, the top electrode layer 220 may contain one of Al, Ba, V, Zr, Cr, W, conductive polymer material, metallic oxide, metallic nitride and metallic sulfide. Further, the 5 thickness of the top electrode layer 220 preferably ranges about from 300 nm to 1 μ m.

In the meantime, Figs. 3A to 3F describe cross-sectional views of an electric field emission device having a triode structure fabricated by using an anodic oxidation 10 process in accordance with a second preferred embodiment of the present invention.

The second embodiment of the present invention has the same configuration as the first embodiment of the present invention, which is shown in Figs. 2A to 2F, except that 15 there is formed an anode insulating layer 211 in stead of the alumina layer 212.

In the following, a process of fabricating the electric field emission device in accordance with the second embodiment of the present invention will be described in 20 detail.

First, as shown in Fig. 3A, a bottom electrode layer 202, a resistive layer 204 and a gate insulating layer 206 are formed on a supporting substrate 200. Although the resistive layer 204 has been described to be formed between 25 the gate insulating layer 206 and the bottom electrode layer 202, the formation of the resistive layer 204 may be omitted. Then, on the gate insulating layer 206, a gate electrode layer 208, an anode insulating layer 211 and an aluminum layer 210 are sequentially formed.

Herein, processes of forming the above-mentioned 30 layers and material contained therein are the same as those described with reference to Fig. 2A except those for the anode insulating layer 211. The anode insulating layer 211 is formed by performing one of electron beam deposition, 35 thermal deposition, sputtering, LPCVD (low pressure chemical

vapor deposition), sol-gel composition, electroplating and electroless plating techniques. The anode insulating layer 211 may contain SiO_2 or metallic oxide and is preferably about 500 nm in thickness. Further, in etching the anode insulating layer 211, there may be employed one of ion milling, dry etching, wet etching and anodic oxidation techniques.

Next, as shown in Fig. 3B, the aluminum layer 210 is processed by using an anodic oxidation process to become an alumina layer 212 having sub-micro holes 213 therein.

Subsequently, as shown in Fig. 3C, a barrier layer 214 of the alumina layer 212, the anode insulating layer 211 and the gate electrode layer 208 is dry-etched. Then, as illustrated in Fig. 3D, the gate insulating layer 206 is etched to have sub-micro holes therein connecting to the corresponding holes of the alumina layer 212.

Thereafter, as shown in Fig. 3E, the alumina layer 212 is removed and then emitters 218 are formed in the holes of the gate insulating layer 206. The process of removing the alumina layer 212 may be carried out by dipping the alumina layer 212 in a solution of phosphoric acid or a mixed solution of phosphoric acid and chromic acid.

Finally, as shown in Fig. 3F, a top electrode layer 220 is formed on the structure as shown in Fig. 3E. The top electrode layer 220 is used as an anode of the electric field emission device and also hermetically seals the triode structure fabricated as shown in Fig. 3E.

Even though the detailed descriptions on material contained in the layers, the processes of fabricating the layers and the dimensions of the layers are not given in the above with reference to Figs. 3A to 3F, throughout the several views in the accompanying drawings, like reference numerals designate corresponding parts and thus the descriptions given with reference to Figs. 2A to 2F are also applicable to the corresponding parts shown in Figs. 3A to

3F.

While the invention has been shown and described with respect to the preferred embodiments, it will be understood by those skilled in the art that various changes and 5 modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.

CLAIMS

1. An electric field emission device having a triode structure fabricated by using an anodic oxidation process, 5 comprising:

a supporting substrate;

a bottom electrode layer formed on the supporting substrate, which is used as an cathode electrode of the device;

10 a gate insulating layer formed on the bottom electrode layer, the gate insulating layer having a plurality of first sub-micro holes to be used as gate holes of the device;

15 a gate electrode layer formed on the gate insulating layer, the gate electrode layer having a plurality of second sub-micro holes each connecting to a corresponding one of the first sub-micro holes;

20 an alumina layer formed on the gate electrode layer, the alumina layer having a plurality of third sub-micro holes each connecting to a corresponding one of the second sub-micro holes;

a top electrode layer for hermetically sealing the device in a vacuum, which is formed on the alumina layer and used as an anode of the device; and

25 a plurality of emitters for emitting electrons in a high electric field, each of the emitters being formed in a corresponding one of the first sub-micro holes.

2. The device of claim 1, wherein the emitter contains metal, semiconductor or carbon material.

30

3. The device of claim 2, wherein the carbon material is selected from a group consisting a carbon nano-fiber, a carbon nano-tube, a carbon nano-particle and amorphous carbon material.

35

4. The device of claim 1, further comprising a resistive layer formed between the bottom electrode layer and the gate insulating layer;
5. 5. The device of claim 4, wherein the resistive layer contains SiO_2 or metallic oxide.
6. An electric field emission device having a triode structure fabricated by using an anodic oxidation process, comprising:
 - a supporting substrate;
 - a bottom electrode layer formed on the supporting substrate, which is used as an cathode electrode of the device;
 - 15 a gate insulating layer formed on the bottom electrode layer, having a plurality of first sub-micro holes to be used as gate holes of the device;
 - 20 a gate electrode layer formed on the gate insulating layer, the gate electrode layer having a plurality of second sub-micro holes each connecting to a corresponding one of the first sub-micro holes;
 - 25 an anode insulating layer formed on the gate electrode layer, having a plurality of third sub-micro holes each connecting to a corresponding one of the second sub-micro holes;
 - a top electrode layer for hermetically sealing the device in a vacuum, which is formed on the anode insulating layer and used as an anode of the device; and
 - 30 a plurality of emitters for emitting electrons in a high electric field, each of the emitters being formed in a corresponding one of the first sub-micro holes.
7. The device of claim 6, wherein the emitter contains metal, semiconductor or carbon material.

8. The device of claim 7, wherein the carbon material is selected from a group consisting a carbon nano-fiber, a carbon nano-tube, a carbon nano-particle and amorphous carbon material.

5

9. The device of claim 6, further comprising a resistive layer formed between the bottom electrode layer and the gate insulating layer;

10 10. The device of claim 9, wherein the resistive layer contains SiO_2 or metallic oxide.

11. A method for fabricating an electric field emission device having a triode structure by using an anodic oxidation process, comprising the steps of:

15 (a) forming a bottom electrode layer on a supporting substrate, the bottom electrode layer being used as an cathode electrode of the device;

(b) forming sequentially a gate insulating layer, a 20 gate electrode layer and an aluminum layer on the bottom electrode layer;

(c) forming a plurality of first sub-micro holes in an alumina layer by performing an anodic oxidation process on the aluminum layer, thereby transforming the aluminum layer 25 into the alumina layer;

(d) etching a barrier layer of the alumina layer and the gate electrode layer, thereby a surface of the gate insulating layer being exposed through the first sub-micro holes;

30 (e) forming a plurality of second sub-micro holes in the gate insulating layer, thereby each of the first sub-micro holes connecting to a corresponding one of the second sub-micro holes;

(f) forming an emitter for emitting electron in a high 35 electric field in each of the second sub-micro holes; and

(g) forming a top electrode layer for hermetically sealing the device on the alumina layer in a vacuum, the top electrode layer being used as an anode of the device.

- 5 12. The method of claim 11, wherein, in the step (c), the anodic oxidation process is performed by using an electrolyte selected from a group consisting of oxalic acid, sulfuric acid, phosphoric acid and chromic acid.
- 10 13. The method of claim 11, wherein, in the step (d), the barrier layer of the alumina layer and the gate electrode layer are etched by using one of ion milling, dry etching and wet etching techniques.
- 15 14. The method of claim 11, wherein, in the step (e), the gate insulating layer is etched by using one of ion milling, dry etching, wet etching and anodic oxidation techniques.
- 20 15. The method of claim 11, wherein, in the step (f), each of the emitters is formed by growing metal from a bottom of each of the second sub-micro holes.
- 25 16. The method of claim 15, wherein the metal is grown by applying DC or AC voltage (or current) or voltage (or current) pulse to a solution of metal sulfate, metal nitrate or metal chloride.
- 30 17. The method of claim 15, wherein the metal is grown by using a solution of metal sulfate, metal nitrate or metal chloride after chemically activating a surface of the bottom.
18. The method of claim 11, wherein, in the step (f), each of the emitters is formed by attaching metal to a bottom of each of the second sub-micro holes.

19. The method of claim 11, wherein, in the step (f), each of the emitters is formed by forming a carbon nano-structure on a bottom of each of the second sub-micro holes.

5 20. The method of claim 19, wherein the carbon nano-structure is one of carbon nano-tube, carbon nano-fiber, amorphous carbon and carbon nano-particle, which are composed by using a thermal decomposition.

10 21. The method of claim 20, wherein the thermal decomposition is performed by thermally decomposing a gas mixture of hydrocarbon, carbon monoxide and hydrogen at 200-800°C.

15 22. The method of claim 19, wherein the carbon nano-structure is one of carbon nano-tube, carbon nano-fiber, amorphous carbon and carbon nano-particle, which are composed by using a plazma decomposition.

20 23. The method of claim 11, wherein, in the step (f), each of the emitters is formed by thiolizing a pre-synthesized carbon nano-tube and applying thereto an Au-S chemical composition process.

25 24. The method of claim 11, wherein, in the step (f), each of the emitters is formed by performing an electrodephoresis process on a pre-synthesized carbon nano-structure.

30 25. The method of claim 11, wherein, in the step (f), more than one emitter is formed in each of the second sub-micro holes.

35 26. A method for fabricating an electric field emission device having a triode structure by using an anodic oxidation process, comprising the steps of:

(a) forming a bottom electrode layer on a supporting substrate, the bottom electrode layer being used as an cathode electrode of the device;

5 (b) forming sequentially a gate insulating layer, a gate electrode layer, an anode insulating layer and an aluminum layer on the bottom electrode layer;

10 (c) forming a plurality of first sub-micro holes in an alumina layer by performing an anodic oxidation process on the aluminum layer, thereby transforming the aluminum layer into the alumina layer;

(d) etching an barrier layer of the alumina layer, the anode insulating layer and the gate electrode layer, thereby a surface of the gate insulating layer being exposed through the first sub-micro holes;

15 (e) forming a plurality of second sub-micro holes in the gate insulating layer, thereby each of the first sub-micro holes connecting to a corresponding one of the second sub-micro holes;

(f) removing the alumina layer;

20 (g) forming an emitter for emitting electron in a high electric field in each of the second sub-micro holes; and

(h) forming a top electrode layer for hermetically sealing the device on the anode insulating layer in a vacuum, the top electrode layer being used as an anode of the device.

25

27. The method of claim 26, wherein, in the step (c), the anodic oxidation process is performed by using an electrolyte selected from a group consisting of oxalic acid, sulfuric acid, phosphoric acid and chromic acid.

30

28. The method of claim 26, wherein, in the step (f), the alumina layer is removed by dipping the alumina layer in a solution of phosphoric acid or a mixed solution of phosphoric acid and chromic acid.

35

29. The method of claim 26, wherein, in the step (g), each of the emitters is formed by growing metal from a bottom of each of the second sub-micro holes.

5 30. The method of claim 29, wherein the metal is grown by applying DC or AC voltage (or current) or voltage (or current) pulse to a solution of metal sulfate, metal nitrate or metal chloride.

10 31. The method of claim 29, wherein the metal is grown by using a solution of metal sulfate, metal nitrate or metal chloride after chemically activating a surface of the bottom.

15 32. The method of claim 26, wherein, in the step (g), each of the emitters is formed by attaching metal to a bottom of each of the second sub-micro holes.

20 33. The method of claim 26, wherein, in the step (g), each of the emitters is formed by forming a carbon nano-structure on a bottom of each of the second sub-micro holes.

25 34. The method of claim 33, wherein the carbon nano-structure is one of carbon nano-tube, carbon nano-fiber, amorphous carbon and carbon nano-particle, which are composed by using a thermal decomposition.

30 35. The method of claim 34, wherein the thermal decomposition is performed by thermally decomposing a gas mixture of hydrocarbon, carbon monoxide and hydrogen at 200-800°C.


35 36. The method of claim 33, wherein the carbon nano-structure is one of carbon nano-tube, carbon nano-fiber, amorphous carbon and carbon nano-particle, which are composed by using a plazma decomposition.

37. The method of claim 26, wherein, in the step (g), each of the emitters is formed by thiolizing a pre-synthesized carbon nano-tube and applying thereto an Au-S chemical
5 composition process.

38. The method of claim 26, wherein, in the step (g), each of the emitters is formed by performing an electrodephoresis process on a pre-synthesized carbon nano-structure.

10

39. The method of claim 26, wherein, in the step (g), more than one emitter is formed in each of the second sub-micro holes.

FIG. 1

2/7





FIG. 2A***FIG. 2B***

FIG.2C***FIG.2D***

4/7









FIG.2E***FIG.2F***

FIG. 3A***FIG. 3B***

6/7

FIG. 3C***FIG. 3D***

7/7

FIG. 3E***FIG. 3F***

INTERNATIONAL SEARCH REPORT

International application No.
PCT/KR 03/01526-0

CLASSIFICATION OF SUBJECT MATTER

IPC⁷: H01J 1/30 9/02

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC⁷: H01J

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

WPI PAJ EPODOC KIPRIS

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	KR 20010068389 A (LG Electronics) 23 July 2001 (23.07.01) <i>abstract, fig.</i>	6-10
A	<i>abstract, fig.</i>	1-5, 11-39
A	KR 20010058663 A (Samsung) 6 July 2001 (06.07.01) <i>abstract, fig.</i>	1-39
A	KR 20020041665 A (LG Electronics) 3 June 2002 (03.06.02) <i>abstract, fig.</i>	1-39
A	Patent Abstracts of Japan, Vol. 00, N 06, 22 September 2000 (22.09.00) & JP 2000086216 A (Tokyo Shibaura) 28.03.2000 <i>abstract, fig 7 and paragraphs 0049, 0050 of English translation.</i>	1-39
A	EP 1221710 A2 (Samsung) 10 July 2002 (10.07.02) <i>fig 3 and description.</i>	1-39

 Further documents are listed in the continuation of Box C. See patent family annex.

* Special categories of cited documents: ,,A“ document defining the general state of the art which is not considered to be of particular relevance	,,T“ later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
,,E“ earlier application or patent but published on or after the international filing date	,,X“ document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
,,L“ document which may throw doubts on priority-claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	,,Y“ document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
,,O“ document referring to an oral disclosure, use, exhibition or other means	,,&“ document member of the same patent family
,,P“ document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search
19 November 2003 (19.11.2003)

Date of mailing of the international search report

1 December 2003 (01.12.2003)

Name and mailing address of the ISA/AT
Austrian Patent Office
Dresdner Straße 87, A-1200 Vienna
Facsimile No. 1/53424/535

Authorized officer

SCHLECHTER B.

Telephone No. 1/53424/448

INTERNATIONAL SEARCH REPORT
Information on patent family members

International application No.
PCT/KR 03/01526-0

Patent document cited in search report	Publication date	Patent family member(s)			Publication date
EP A 1221710	2002-07-10	KR A	2002057791	none	2002-07-12
		JP A	2002245928	none	2002-08-30
		US A	2002094494	none	2002-07-18
KR A 20010058 663			none		
KR A 20010068 389			none		
KR A 20020041 665			none		